SystemVerilog development guidelines for FPGA and ASIC design covering modular design, verification, and timing optimization.
Install
The individual skill folder is not confirmed. This command opens the repository’s skill selector; follow the upstream instructions.
skills CLI
npx skills add Mindrally/skills