Fpga

FPGA development guidelines covering Vivado, SystemVerilog, timing closure, AXI interfaces, and hardware optimization.

Install

The individual skill folder is not confirmed. This command opens the repository’s skill selector; follow the upstream instructions.

npx skills add Mindrally/skills