Fpga

mindrally

FPGA development guidelines covering Vivado, SystemVerilog, timing closure, AXI interfaces, and hardware optimization.

安装

尚未确认此技能的独立目录。下面命令会打开仓库技能选择器，请按上游说明选择技能。

skills CLI

npx skills add Mindrally/skills